





Two examples\case studies using Intel® Xeon™ Phi

Tachyon Ray Tracing

Cloverleaf Hydrodynamics Mini-app

Stephen Blair-Chappell, Intel



Tachyon ray tracer

Port to Intel® Xeon Phi™ with Intel® Cluster Studio XE


Project goals

- Port to Intel® Xeon Phi[™] and reach tangible performance gains vs initial Xeon-only baseline
- Test-drive Intel® Cluster Studio XE on Xeon Phi
- Create a case-study, with practical recommendations reusable in other cases

Not a goal: to create the best performing ray tracer. Refer to dedicated projects (e.g. Embree by Intel Labs)



Tachyon ray tracer



Open source ray tracing demo

(http://jedi.ks.uiuc.edu/~johns/raytracer/)

Part of SpecMPI suite

Supports parallelism (MPI + OpenMP)

Computational modes

Real-time rendering



Throughput computing



Production of *Puss in Boots* required **69 million render hours**

Images (c) Audi, Dreamworks




Tachyon algorithm


3D model is a set of primitives (e.g. triangles)

3D space is pre-divided into grid, each voxel points to list of triangles contained/crossing it

Image pixel calculated using ray intersections (lights, reflections, shadows)

Hybrid parallelism: each frame is divided into chunks processed by MPI processes, a chunk is divided into lines processed by OpenMP threads







Known issues of the algorithm

© Communication profile:

- 1 master and n workers. Workers communicate to the master only.
- Master performs same computations + processing. A bottleneck and limited scalability.
- Each frame starts after a previous one. All workers have to wait for order from the master.
- (3) Work imbalance: lines and frames have different complexities
 - OHybrid parallelism with dynamic OpenMP scheduling helps to relieve
 - Static MPI scheduling still exhibits the issue across frames

Limited scalability across Xeon cluster. MPI+OpenMP hybrid better than MPI only



Optimization Notice

Extra challenge - imbalance across Xeon and Xeon Phi

Xeon and Xeon Phi have different performances

How to split up the work?

Which execution model to choose?

Is ray tracing good for Xeon Phi?



Porting: Efficient apps for Xeon Phi

Tachyon's profile:

1. Allow massive parallelism (to load 60+cores x 4 threads)


no slack: available parallel work (frame height) ~ # of threads

2. Run intensive computations (to efficiently use 512bit vectors)

no vectorizable loops, only scalar computations

3. Provide memory efficiency (to meet current 4-8GB constraints)







Your application needs to meet certain requirements to use Xeon Phi best



Target execution model – Symmetric

MPI





Most flexible. Least number of code changes.



Build for Xeon Phi

No code changes, only makefile:

-mmic	Target platform is Xeon Phi
-fp-model fast=2	Trade-off between accuracy and performance, OK for ray tracing

Very easy! Running code in a minute



Why '-fp-model fast=2'?

With default flag, a reciprocal (1/x) computation unexpectedly became a hotspot on Phi (not on Xeon):

Compiler generated heavy-weight code for higher precision

-fp-model fast=2 is a trade-off to favor performance (precision is still fine for ray tracing)

Reciprocal calculation time reduced by >2x



Run...

```
export I_MPI_MIC=enable
mpiexec.hydra \
    -n 2 -host mynodel <command-line> : \
    -n 2 -host mynode2 <command-line> : \
    -n 2 -host mynoden <command-line> : \
    -n 2 -host mynode1-mic0 <command-line> : \
    -n 2 -host mynode1-mic1 <command-line> : \
    -n 2 -host mynode2-mic0 <command-line> : \
    -n 2 -host mynoden-mic1 <command-line>
```

Same syntax. A Phi card is just like another node.



First results







4 nodes x 2SNB – 102 FPS



4 nodes x 1KNC – **32 FPS** ???

4 nodes x (2SNB + 1KNC) - **38 FPS** !!!


SNB - Sandy Bridge, 2nd generation Intel® Core™ processors

KNC - Knights Corner, Intel® Xeon Phi™ co-processors

Heterogeneous run slows down. Need to understand what happens




Using Intel® Trace Analyzer and






Using VTune™ Amplifier X

OpenMP overhead within each frame due to work imbalance



Using VTune™ Amplifier XE



Conclusions

- No vectorization 512 bit registers (able to hold 16 floats) are wasted
- Insufficient parallelism 240 hyper-threads are wasted


Ranks on Xeon Phi run slower than on Xeon

Due to static MPI scheduling within each frame and frame-byframe computation, Xeon's cannot start new frame until Xeon Phi's complete their lines.

Total performance suffers




Improvement directions



This works for both Xeon Phi and Xeon



#1 - Dynamic MPI scheduling



Each worker computes entire frame: asks a master for a frame #, computes and sends back entire frame

Master maintains a circular buffer, dispatches frame #, displays a frame. No computation by master

Circular buffer to avoid memory growth

Significantly reduces # of communications

Reduced synchronizations: a worker does not wait for others anymore

Compensates Xeon vs Xeon Phi difference

Increases scalability

Improves both Xeon Phi and Xeon-only!



Code change


- Producer-consumer like algorithm
- New algorithm ~250 lines in main loop
- Not Xeon Phi specific: could be implemented to address limited Xeon scalability. Xeon Phi just triggered it.
 - This is important: you optimize for Xeon, benefit everywhere!

Non-trivial but not a rocket science. Double ROI



Re-running Intel Trace Analyzer and

Collector






Re-running Intel Trace Analyzer and Collector (cont'ed)

Each Xeon process (P1 and P2) processes 2x data of each Xeon Phi process (P3-P10).

Processes are no longer gated by each other





#2. Improve OpenMP parallelism



Create parallel slack by reducing chunk size: from a line to a few pixels.

>= cache line (to avoid false sharing)

Keep dynamic scheduling (OMP_SCHEDULE=dynamic)

Enables massive parallelism (# of chunks >> HW threads)

Compensates different line complexities

Also helps on Xeon



Code change

```
#pragma omp for schedule(runtime) nowait
#if defined(SINGLE VAR LOOP)
    for (p = 0; p < total pixel; p += grain size) {</pre>
      for (pp = 0; pp < grain_size; pp++) {</pre>
        int tp = p + pp;
        y = starty + (tp / xcount) * yinc;
        x = startx + (tp % xcount) * xinc;
        addr = hsize * (y - 1) + (3 * (x - 1));
#else /* SINGLE VAR LOOP */
    for (y=starty; y<=stopy; y+=yinc) {</pre>
      addr = hsize * (y - 1) + (3 * (startx - 1));
      for (x=startx; x<=stopx; x+=xinc,addr+=hskip) {</pre>
#endif
        primary.frng = cachefrng; /* each pixel uses
        col=scene->camera.cam ray(&primary, x, y);
```

6 new lines

– an

OpenMP

for-loop by


pixel #,

instead of

by line #

Straightforward change. The same parallel model – OpenMP. Again, double ROI

Re-running with Amplifier




Optimization Notice

#3. Exploiting SIMD (Single Instruction

Multiple Data)
How to utilize vectorization when:

- there are no loops in a hotspot function (tri intersect)?
- the hotspot function is called on a linked list (grid_intersect) ?




```
static void tri intersect(const tri * trn, ray * ry) {
  vector tvec, pvec, qvec;
  flt det, inv det, t, u, v;
  /* begin calculating determinant - also used to cald
  CROSS(pvec, ry->d, trn->edge2);
  /* if determinant is near zero, ray lies in plane of
  det = DOT(trn->edge1, pvec);
   if (det > -EPSILON && det < EPSILON)</pre>
    return;
  inv det = 1.0 / det;
   /* calculate distance from vert0 to ray origin */
  SUB(tvec, ry->o, trn->v0);
   /* calculate U parameter and test bounds */
  u = DOT(tvec, pvec) * inv det;
  if (u < 0.0 || u > 1.0)
    return;
   /* prepare to test V parameter */
  CROSS(qvec, tvec, trn->edge1);
   /* calculate V parameter and test bounds */
  v = DOT(ry->d, qvec) * inv det;
  if (v < 0.0 || u + v > 1.0)
    return:
   /* calculate t, ray intersects triangle */
  t = DOT(trn->edge2, qvec) * inv det;
  ry->add intersection(t,(object *) trn, ry);
```



Code change – new data structures

Composite triangles





Composite triangles:

- SSE: 4 triangles, AVX: 8, Xeon Phi: 16
- Structure Of Arrays: register containing 4/8/16 float coordinates (x, y or z)
- Bit mask to describe 'real'/'void' triangles

A small library of vector operations (+,-, dot-, cross-product,...) using intrinsics

 Reused from Embree for SSE/AVX, extended for Phi

Single C++ template intersection (et al) function

No code duplication

Again, double ROI - improves both Xeon Phi and Xeon!



Code change (cont'ed)

```
struct ssef
 enum { size = 4 }; // number of SIMD elements
 union { m128 m128; float v[4]; int i[4]; }; // data
 forceinline ssef
  forceinline ssef
                          ( const ssef& other ) { m128 = other.m128; }
 forceinline ssef& operator=( const ssef& other ) { m128 = other.m128; return
  __forceinline ssef( const __m128& a ) : m128(a) {}
 __forceinline operator const __m128&( void ) const { return m128; }
 _forceinline operator
                         __m128&( void )
                                             { return m128; }
 __forceinline explicit ssef( const float* const a ) : m128( mm loadu ps(a)) {}
 forceinline ssef
                          ( const float& a ) : m128( mm castsi128 ps( mm sh
 __forceinl struct avxf
  __forceinl
             enum { size = 8 }; // number of SIMD elements
  forceinl
             union { m256 m256; float v[8]; }; // data
             forceinline avxf
 forceinlin
             __forceinline avxf
                                           ( const avxf& other ) : m256 (other.m256) {}
 forceinlin
             forceinline const avxf operator +( const avxf& a ) { return a; }
 forceinlin
             forceinline const avxf operator -( const avxf& a ) {
             const    m256 mask = mm256 castsi256 ps( mm256 set1 epi32(0x80000000));
             return mm256 xor ps(a.m256, mask);
             forceinline const avxf abs ( const avxf& a ) {
             const m256 mask = mm256 castsi256 ps( mm256 set1 epi32(0x7ffffffff));
             return mm256 and ps(a.m256, mask);
            forceinline const avxf sign ( const avxf& a ) { return mm256 blendv ps(av
            forceinline const avxf signmsk ( const avxf& a ) { return mm256 and ps(a.m2
             forceinline const avxf rcp ( const avxf& a ) {
```

```
template<typename T>
static void tri simd intersect(const T* trn, ray * ry) {
    typedef typename T::value type value;
    typedef typename T::scalar type scalar;
 /* begin calculating determinant - also used to calculate U parameter */
    const value D (scalar (ry->d.x), scalar (ry->d.y), scalar (ry->d.z));
    const value pvec = cross(D,trn->edge2);
 /* if determinant is near zero, ray lies in plane of triangle */
    const scalar det = dot(trn->edge1,pvec);
    const scalar absDet = abs(det);
    typename T::boolean type valid = trn->defined & (absDet >= helper<scala
    if (none(valid))
        return:
    const scalar inv det = rcp(det);
    /* calculate distance from vert0 to ray origin */
    const value 0 (scalar (ry->o.x), scalar (ry->o.y), scalar (ry->o.z));
    const value tvec = 0 - trn->v0;
    /* calculate U parameter (without test bounds) */
    const scalar U = dot(tvec, pvec) * inv det;
```




SIMD benefits

- One intersection with multiple triangles at once
- Approach can be used for multi-rays intersections
 - used by Embree and Autodesk's ray tracer
- Small extra overhead during scene load (each grid cell rebuilds its list of simple triangles to composites) but benefit in heavy computations
- Intrinsics can be replaced with direct loops and compiler's autovectorization to improve portability

Again, double ROI - improves both Xeon Phi and Xeon!



Re-running with Amplifier XE



Optimization Notice


Updated results







4 nodes x (2SNB + 1KNC) - 38→ 291 FPS





Parallel programming for Intel architecture

Intel® Xeon and Intel® Xeon Phi™


Xeon'

Intel Xeon E5:

8 cores

16 threads

SIMD-256



Parallelism at all levels, with Intel software tools. Maximize your ROI!



Next steps

Experiment with prefetching

Replace intrinsics with plain C and rely on vectorization by compiler

Experiment with replacing linked lists with arrays

Fine-tune with affinity settings (e.g. KMP_AFFINITY=balanced)



Summary

The application must meet certain criteria to benefit from Xeon Phi You might need to apply reasonable efforts to achieve that Good news:


- You can optimize for Xeon and benefit on Xeon Phi, and vice versa
- You use the same tools and programming models, same code



Cloverleaf demo

Port to Intel® Xeon Phi™ with Intel® Cluster Studio XE

What is Cloverleaf?




Snapshots of a Cloverleaf simulation

- Small open source benchmark
- Two dimensional compressible Euler equations across Cartesian grid
- Fortran framework
 - Fortran kernels
 - ANSI-C kernels

http://warwick-pcav.github.com/CloverLeaf/

- Programmer's playground
 - CUDA
 - OpenMP
 - MPI
 - OpenCL
 - OpenACC

A Partitioned Data Set



On Xeons,

- simulation space split into 16 regions
- Used MPI to run on multiple cores
- On Xeon Phi
 - 60 MPI tasks
 - 4 OpenMP thread

What steps did you take to become Intel® Xeon PhiTM ready?

- At first we had no access to any MIC hardware
- So, development was carried out on a regular eight-core workstation PC
- We knew that to make best use of the Intel® Xeon PhiTM coprocessor, our code should be
 - well parallelized,
 - well vectorized.


Anything went particularly well?

"We were surprised at how easy it was to get the first version of CloverLeaf running on the Intel® Xeon PhiTM coprocessor. We simply recompiled the existing code using the -mmic compiler option and ran executable natively on the coprocessor"

What was the most difficult hurdle?

- Code originally not written with much consideration to how well it would vectorise
 - Compiler reports helped
 - Compiler reports were sometime confusing, with multiple message relating to one line
 - Has to resort to looking at assembler

Speedup



^{**}Single socket eight core Intel® Xeon® E5-2687W processor, 3.1GHz, 32GB DDR3(1333Mhz) memory, with both Turbo boost and Hyperthreading enabled. *** Intel® Xeon PhiTM coprocessor had 61 cores, running at 1.09GHz, with 8GB of GDDR5 (5.5 GT/s) memory.




Using Intel Trace Analyzer Collector (ITAC)

```
        Name
        △
        TSelf
        TSelf
        TTotal
        #Calls
        TSelf /Call

        ⊡ Group All_Processes
        ... Group Application 934.354 s
        1.02127e+3 s
        60
        15.5726 s

        ... Group MPI
        86.9119 s
        86.9119 s
        1089232 79.7919e-6 s
```

Running Cloverleaf natively on Xeon Phi with a 3840 x 3840 mesh size.



Running Cloverleaf natively on Xeon Phi with a 250 x 250 mesh size.

Overhead is spread over a number of MPI APIS.

```
Group All Processes
   Group Application
                        123.399 s
                                              226.459 s
                                                                    4 1133 a
   ··· MPI Comm size
                       568e-6 s
                                               568e-6 s
                                                             -30 18.9333e−6 s
   ··· MPI Comm rank
   ··· MPI Finalize
                      11.7121 s
                                             11.7121 s
                                                             30 390.402e-3 s
   ··· MPI Isend
                     17.7572 s
                                            17.7572 s 1702750 10.4285e-6 s
   ...MPI Irecv
                    9.64975 s
                                            9.64975 s 1702750 5.66716e-6 s
   ··· MPI Waitall
                     42.3399 s
                                             42.3399 s 1042500 40.6138e-6 s
   ··· MPI Barrier
                   2.5413 s
                                          2.5413 s
                                                            270 9.41224e-3 s
                                           466.145e-3 s
   MPI Reduce
                     466.145e-3 s
                                                          11550 40 3589e-6 s
   ....MPI Allreduce
                       18.5919 s
                                              18.5919 s 67950 273.612e-6 s
```

The breakdown of MPI calls on the 250 x 250 mesh size.

Not enough work is being done in each MPI task



Two essential tools

Intel® **VTune** Ampifier XE
Intel® Trace analyzer and Collector (ITAC)

Intel® Cluster Studio XE

Phase	Product	Feature				
Build	Intel® Advisor XE	Threading design assistant				
	Intel® Composer XE	 C/C++ and Fortran compilers Intel® Threading Building Blocks Intel® Cilk™ Plus Intel® Integrated Performance Primitives Intel® Math Kernel Library 				
	Intel® MPI Library	High Performance Message Passing (MPI) Library				
Verify & Tune	Intel® VTune™ Amplifier XE	Performance Profiler for optimizing application performance and scalability				
	Intel® Inspector XE	Memory & threading dynamic analysis for code quality				
		Static Analysis for code quality				
	Intel [®] Trace Analyzer & Collector	MPI Performance Profiler for understanding application correctness &				



Efficiently Produce Fast, Scalable and Reliable Applications. *Including on Xeon Phi*



Intel® VTune™ Amplifier XE

Performance Profiler

Where is my application...

Spending Time?

Function - Call Stack	CPU Time ▼
■ algorithm_2	3.560s
	3.560s
∄ algorithm_1	1.412s
BaseThreadInitThe BaseThreadIni	0.000s

- Focus tuning on functions taking time
- See call stacks
- See time on source

Wasting Time?

Line		MEM_LOAD LLC_MISS
475	float rx, ry, rz =	
476	float param1 = (AA	30,000
477	float param2 = (AA	
478	bool neg = (rz < 0	

- See cache misses on your source
- See functions sorted by # of cache misses

Waiting Too Long?



- See locks by wait time
- Red/Green for CPU utilization during wait

- Windows & Linux
- Low overhead
- No special recompiles


Advanced Profiling For Scalable Multicore Performance

VTune Amplifier is a simple tool


Imagine you have a cool car and you want to drive a little faster or fuel effective


All what you'd need you can find here.

VTune as other simple tools can provide basic information on performance of your engine.



An example of user mode analysis...






Intel VTune Amplifier XE 2011 Analysis Type 🖫 Collection Log 🖽 Summary 🚳 Boltom-up 💰 Top-down Tree CPU Time by Utilizations Wait Time by Utilization Blide @ Poor Ook Blideal @ Over 1 stack(s) selected. Vewing 4 1 of 1 0 SSESetValue 75.138ms 36.323s IIII Sudoku c.exe SSESetValue iudoku c.exe SSEHasi ladaku c.exe Solve u c.exesPrintClues - Print.cpgc145 c.exe! tmainCRTStartup - otex ₹ III Runni ☑ ALL CPU Time Transition CPU Usage ALL CPU Time Bread Concurrency Concurrence




- 1. Hotspot Analysis
- 2. Implement
- 3. Find Threading Errors
- 4,5,6. Tune Parallelism




VTune Amplifier is a complex tool

However, if you want your car to win a race...

Your tools set has to be much more complex to analyze all aspects of engine functioning. You need to be more proficient in both: the tool's functionality and the engine internals!





An example of architectural analysis

Speedup by upgrading silicon

CPU		With Auto- Vectorisation	Speedup
P4	39.344	21.9	1.80
Core 2	5.546	0.515	10.77
Speedup	7.09	45.52	76



ECM under test

Speedup by swapping compiler

Verified using VTune

CPU EVENT	Without Vect	With Vect
CPU_CLK_UNHALTED.CORE	16,641,000,448	1,548,000,000
INST_RETIRED.ANY	3,308,999,936	1,395,000,064
X87_OPS_RETIRED.ANY	250,000,000	0
SIMD_INST_RETIRED	0	763,000,000

Full paper available here:


http://edc.intel.com/Link.aspx?id=1045



Intel® Trace Analyzer and Collector Overview

Intel® Trace Analyzer and Collector helps the developer:


- Visualize and understand parallel application behavior
- Evaluate profiling statistics and load balancing
- Identify communication hotspots



Optimization Notice



Intel® Trace Analyzer and Collector



Compare the event timelines of two communication profiles

Blue = computation Red = communication

Chart showing how the MPI processes interact



Communication Profiles


Statistics about point-to-point or collective communication

Generic matrix supports grouping by several attributes in each dimension

Sender, Receiver, Data volume per msg, Tag, Communicator, Type

Available attributes: Count, Bytes transferred, Time, Transfer rate

7	Total Time [s] (Sender by Receiver)											
	P0	P1	P2	P3	P4	P5	P6	P7	Sum	Mean	StdDev	
P0									74.641	74.641	0.000	70
P1	23.903		45,249						69.152	34.576	10.673	64
P2		51.590		47.961					99.551	49.776	1.814	59
P3			41.605		36.904				78.509	39.254	2.351	54
P4				51.558		54.114			105.672	52.836	1.278	
P5					37.884		34.262		72.146	36.073	1.811	49
P6						37.619		35.861	73.480	36.740	0.879	44
P7							24.384		24.384	24.384	0.000	39
Sum	23.903	126.231	86.854	99.519	74.788	91.733	58.646	35.861	597.535			34
Mean	23.903	63.116	43.427	49.759	37.394	45.866	29.323	35.861		42.681		29
StdDev	0.000	11.526	1.822	1.798	0.490	8.248	4.939	0.000			12.629	24





Typical Hands-on Xeon Phi

training agenda

Day 1 – Getting Ready

10.00 Welcome

10.30 Two Essential Requirements

11.00 Parallelism (L)

12.30 Lunch

1.30 Vectorisation (L)

4.00 Advance Profiling (Walkthrough)

5.00 End

Day 2-Xeon Phi Programming

09.00 Start

09.15 Native & Offload Programming for Xeon Phi (L)

11.30 A Case Study

12.00 Lunch

1.00 Vectorisation on Xeon Phi (L)

1.50 Parallelism on Xeon Phi (L)

3.40 Wrap-up

4.00 End

25th & 26th
June 2014
Manchester

