

FPGA processing for High Performance Computing

Prabu Thiagaraj, Benjamin Stappers, Jayanta Roy, Michael Keith, Mitchell Mickaliger

Jodrell Bank Centre for Astrophysics, School of Physics and Astronomy, University of Manchester, UK

prabu.thiagaraj.manchester.ac.uk Ben.Stappers@manchester.ac.uk jayanta.roy@manchester.ac.uk mkeith@pulsarastronomy.net mitch.mickaliger@gmail.com





30 June - 1 July 2015

Abstract

Field Programmable Gate Arrays (FPGAs) are fine-grained, massively parallel, digital logic arrays with architecture suitable to execute computations in parallel. Although FPGAs have been in existence for more than two decades and known for their inherent ability to perform fine grain parallel processing tasks very efficiently, it is only in the last couple of years we could see the realization of their potential in the high-performance computing world. This transformation is mostly due to the recent and radical progress in the FPGA development tools and in the hardware technology. The talk outlines this evolution, touches upon the specific tools and vendor technologies that made the transformation possible and attractive. The second half of the talk will present how this new technology appears attractive especially due to the power efficiency for a signal processing application in radio astronomy, namely for the Square Kilometre Array (SKA) that we are involved in developing at the Jodrell Bank Centre for Astrophysics, School of Physics and Astronomy, University of Manchester.

Terms

FPGA - Field Programmable Gate Arrays

SKA - Square Kilometre Array

A new radio telescope being designed It will be located in SA and Australia

Pulsar - A star with extreme nature

Rapidly rotating, made of neutrons

telescopes would pick series of regular pulses.

HPC - High performance computing

Trademarks:

ALTERA®, XILINX®, NALLATECH®, KHRONOS®

logic cell carry out

Introduction

FPGA Architecture

Digital logic - ALU

Massive Array - 2D


Impressive order


Extreme inter-


connectivity


Parallel Operation


http://worrydream.com/dbx/














FPGA based Design

Modified the Traditional Circuit design


Tools: Design capture


Analysis &

Synthesis


Fit & Route

Verification






FPGA fabrication process (PLD) compared with that of ASIC




Source: Altera; Data applies to new design starts.

^{*} FinFET Technology. Timeframe for PLDs on 14 nm and 10 nm FinFET technology to be announced.


FPGA size increases But can I use the entire FPGA?




Can I use the entire FPGA? Use of Conventional Tools




Can I use the entire FPGA? Dark resources - a challenge




Can I use the entire FPGA? HDL Generators — a solution




Can I use the entire FPGA? HDL Generators — a solution



Conventional HDL Generators and Heterogeneous environments





Handy solutions for simple digital circuitry







EARLY DAYS

NOW

Handy solutions for simple digital circuitry High Performance Computing









EARLY DAYS

NOW

Handy solutions for simple digital circuitry High Performance Computing Energy-efficient solutions







Matured FPGA Development Tools
Electronic Design Automation
and a radical approach in adapting to
Host-device programming using OpenCL

EARLY NOW DAYS

Handy solutions for simple digital circuitry
High Performance Computing
Energy-efficient solutions
High-capability FPGAs
Last couple of years in HPC






SDK for OpenCL helps software engineers harness FPGA performance - EDN 2013

EARLY DAYS

NOW

Handy solutions for simple digital circuitry
High Performance Computing
Energy-efficient solutions
High-capability FPGAs
Last couple of years in HPC







SDK for OpenCL helps software engineers harness FPGA performance - EDN 2013

EARLY DAYS


NOW

Open Standard for Heterogeneous systems
2008 - OpenCL 1.0 - Now 2.1
FPGA vendors support


Host – Device

FPGA for HPC


Accelerators



TOP 500 November 2014




HPC Performance Milestones




©2010 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, combinations thereof, are trademarks of Advanced Micro Devices, Inc. All other trademarks are the property of their respective owners.

HPC Performance Milestones and SKA



©2010 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, combinations thereof, are trademarks of Advanced Micro Devices, Inc. All other trademarks are the property of their respective owners.

HPC Performance Milestones and SKA




©2010 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, combinations thereof, are trademarks of Advanced Micro Devices, Inc. All other trademarks are the property of their respective owners.




Square Kilometre Array


A massive Radio Telescope




Pulsar search with SKA

Requires a powerful computing solution.









Pulsar Search with SKA





- First Discovery 1967
- Highly magnetized
- Rotating celestial objects
- Extreme physical nature
- So far about 2400 seen
- Small fraction of the Population
- Powerful Telescope can detect more
- SKA will detect many thousands
- Real time processing



























FPGA HPC for Pulsar Search with SKA




We are evaluating an FPGA-based HPC solution to search for pulsars with Square Kilometre Array (SKA) telescope

An FPGA based HPC




A final solution with Multiple FPGA Accelerators




1000+ Beam Processing = 1000+ Node HPC

Power Efficiency in FPGA based HPC



Significant power reduction expected in Altera ® Stratix 10 FPGAs

The Green500's energy-efficient supercomputers -



Top 500

FPGA HPC Desirable Features

- Fast Compilation
- Incremental Compilation
- Template library support
- Just-in time compilation
- Library pooling
- Partial reconfiguration
- Programming Community

Summary

- Fine-grain Parallelism
- OpenCL & HPC
- SKA Pulsar search
- Power Performance

Acknowledgements:

JBCA, SKA PSS Group, Altera ®, Nallatech ®

Thank You

